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ABSTRACT
In this article, we describe the application of an enhanced genetic
algorithm to the problem of hardware-software codesign. Start-
ing from a source code written in a high-level language our algo-
rithm determines, using a dynamically-weighted ﬁtness function,
the most interesting code parts of the program to be implemented in
hardware, given a limited amount of resources, in order to achieve
the greatest overall execution speedup. The novelty of our approach
resides in the tremendous reduction of the search space obtained
by speciﬁc optimizations passes that are conducted on each gener-
ation. Moreover, by considering different granularities during the
evolution process, very fast and effective convergence (in the order
of a few seconds) can thus be attained. The partitioning obtained
can then be used to build the different functional units of a proces-
sor well suited for a large customization, thanks to its architecture
that uses only one instruction, Move
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1. INTRODUCTION AND MOTIVATIONS
As very efﬁcient heuristics, genetic algorithms (GAs) have been
widely used to solve complex optimization problems. However,
when the search space to be explored becomes very large, this tech-
nique becomes unapplicable or, at least, inefﬁcient. This is the case
when GAs are applied to the partitioning problem, which is one of
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the tasks required for the hardware-software codesign of embedded
systems.
Consisting in the realization, at the same time, of the hardware
and the software layers of an embedded system, codesign has been
used since the early 90s and is now a technique widely spread in the
industry. This design methodology permits to exploit the different
synergies of hardware and software that can be obtained for a par-
ticular embedded system. Such systems are usually built around a
core processor that can be connected to hardware modules tailored
for a speciﬁc application. This “tailoring” corresponds to the code-
sign of the system and consist in different tasks, as deﬁned in [8]:
partitioning, co-synthesis, co-veriﬁcation and co-simulation.
In this article, we will focus on the complex, NP-complete [15],
partitioning problem that can be deﬁned as follows: starting from a
program to be implemented on a digital system and given a certain
execution time and/or size constraints, the partitioning task consists
in the determination of which parts of the algorithm have to be
implemented in hardware in order to satisfy the given constraints.
As this problem is not new, several methods have been proposed
in the past to solve it: Gupta and De Micheli start with a full hard-
ware implementation [7], whilst Ernst et al. [6] use proﬁling results
in their Cosyma environment to determine with a simulated anneal-
ing algorithm which blocks to move to hardware. Vahid et al. [20]
use clustering together with a binary-constrained search to mini-
mize hardware size while meeting constraints. Others have pro-
posed approaches like fuzzy logic [2], genetic algorithms [4][17],
hierarchical clustering [12] or tabu search [5] to solve this task.
In this article, we will show that despite the fact that standard
GAs have been shown in the past to be less efﬁcient than other tech-
niques such as simulated annealing to solve the partitioning task
[21][22], they can be hybridized to take into account the particular-
ities of the problem and solve it efﬁciently. The improved genetic
algorithm we propose starts from a software tree representation and
progressively builds a partition of the problem by looking for the
best compromise between raw performance and hardware area in-
crease. In other words, it tries to ﬁnd the most interesting parts of
the input program to be implemented in hardware, given a limited
amount of resources.
The novelty of our solution resides in the multiple optimiza-
tion steps applied on the population at each generation along with
a dynamically-weighted ﬁtness function. Thus, we obtain an hy-
bridized algorithm that explores only the most interesting parts of
the solution space and, when good candidates are found, reﬁnes
them as much as possible to extract their potential.
This paper is organized as follows: in the next section we brieﬂy
present the TTA processor architecture that serves as a target plat-
form for our algorithm. The following section is dedicated to the
formulation of the problem in the context of a genetic algorithm
and section 4 describes the speciﬁc enhancements that are applied
to the standard GA approach. Afterwards, we present some exper-
imental results which show the efﬁciency of our approach. Finally,
section 6 concludes this article and introduces future work.
2. THE TTA PARADIGM
We have developed our new partitioning method in the context
of the Move processor paradigm [1] [3] which will be brieﬂy in-
troduced here. However, our approach remains general and could
be used for different processor architectures and various reconﬁg-
urable systems with only minor changes.
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Figure 1: General architecture of a TTA processor.
The Move architecture, which belongs to the class of transport
triggered architectures (TTA), presents some interesting charac-
teristics. This family of architectures was originally intended for
the design of application-speciﬁc dataﬂow processors (processors
where the instructions deﬁne the ﬂow of data, rather than the oper-
ations to be executed).
In many respects, the overall structure of a TTA-based system
is fairly conventional: data and instructions are fetched to the pro-
cessor from the main memory using standard mechanisms (caches,
memory management units, etc. . . ) and are decoded as in conven-
tional processors. The basic differences lay in the architecture of
the processor itself, and hence in the instruction set.
Rather than being structured, as is usual, around a more or less
serial pipeline, a Move processor (Fig. 1) relies on a set of func-
tional units (FUs) connected together by one or more transport
busses. All computation is carried out by the functional units (ex-
amples of such units can be adders, multipliers, register ﬁles, etc.)
and the role of the instructions is simply to move data to and from
the FUs in the order required to implement the desired operations.
Since all the functional units are uniformly accessed through input
and output registers, instruction decoding is reduced to its simplest
expression, as only one instruction is needed: move.
TTA move instructions trigger operations that in fact correspond
to normal RISC instructions. For example, a RISC add instruction
speciﬁes two operands and, most of the time, a result destination
register. The Move paradigm requires a slightly different approach
to obtain the same result: instead of using a speciﬁc add instruc-
tion, the program moves the two operands to the input registers of
a functional unit that implements the add operation. The result can
then be retrieved from the output register of the functional unit and
used wherever needed.
The Move approach, in and for itself, does not imply high perfor-
mance, but several arguments in favor of TTAs have been proposed
[3][11]:
• The register ﬁle trafﬁc is reduced because the results can be
moved directly from one FU to another;
• Fine-grained instruction level parallelism (ILP) is achievable
through VLIW encoded instructions;
• Data moves are determined at compile time, which could be
used to reduce power consumption;
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Figure 2: General ﬂow diagram of our genetic algorithm.
• New instructions, in the form of functional units (FU), can
be added easily.
The latter advantage, along with the fact that the architecture
handles the functional units as “black boxes”, i.e. without any
inherent knowledge of their functionality, implies that the inter-
nal architecture of the processor can be described as a memory
map which associates the different possible operations with the ad-
dresses of the corresponding functional units.
This feature, coupled with the algorithm described in this pa-
per, introduce in the system an interesting amount of ﬂexibility by
specializing the instruction set (i.e., with ad-hoc functional units)
to the application while keeping the overall structure of the pro-
cessor (fetch and decode unit, bus structure, etc.) unchanged. A
soft-core processor based on this concept has been previously de-
veloped in [18] to explore various bio-inspired paradigms. Among
other things, this architecture also has been identiﬁed as a good
candidate for building ontogenetic processors [18], that is, proces-
sors that could self-assemble from basic building blocks according
toa small set of instructions.
Because of the versatility of Move processors, automatic parti-
tioning becomes indeed very interesting for the synthesis of onto-
genetic, application-speciﬁc processors: the partitioning can auto-
matically determine which parts of the code of a given program
are the best candidates to be implemented as FUs that can then be
inserted in the memory map of the processor.
3. A BASIC GENETIC ALGORITHM FOR
PARTITIONING
We describe in this section the basic GA that serves as a basis
for our partitioning method and that will be be enhanced in sec-
tion 4 where the speciﬁc improvements we have introduced will be
described. The basic algorithm, whose ﬂow diagram is depicted
on Fig. 2, works as follows: starting from a program written in a
speciﬁc language resembling C, a syntactic tree is built and then an-
alyzed by the GA which then produces a valid, optimized partition.
The various parameters of the GA can be speciﬁed on the graphi-
cal user interface that has been designed, like every other software
described here, in Java.
3.1 Programming language and proﬁling
Assembly could have been used as an input for our algorithm
but the general structure of a Move assembly program is difﬁcult
to capture because every instruction is considered only as a data
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Figure 3: Genome encoding.
displacement, introducing a great deal of complexity in the repre-
sentation of the program’s functionality. Thus, the programs to be
evolved by the GA are written in a simpliﬁed programming lan-
guage that supports all the classical declarative language constructs
in a syntax resembling C. Several limitations have however been
imposed to this programming language:
1. Pointers are not supported;
2. Recursion is forbidden;
3. No typing exists (all values are treated as 32 bits integers).
As a result, only ﬁxed-point or integer calculations can be
conducted.
These simpliﬁcations permitted us to focus on the codesign par-
titioning problem without having to cope with unrelated complica-
tions. However, it should be noted that these limitations could be
lifted in a future release of our partitioner.
Prior to being used as an input for the partitioner, the code needs
to be annotated with code coverage information. To perform this
task, we use standard proﬁling tools on a Java equivalent version
of the program. This step provides an estimation of how many
times each line is executed for a large number of realistic input
vectors. With the data obtained, the general program execution
scheme can be estimated, which will allow the GA to evaluate the
most interesting kernels to be moved to hardware.
3.2 Genome encoding
Our algorithm starts by analyzing the syntax of the annotated
source code. It then generates the corresponding program tree,
which will then constitute the main data structure the algorithm
will work with. From this structure, it builds the genome of the
program, which consists of an array of boolean values. This ar-
ray is constructed by associating to each node of the tree a boolean
value indicating if the subtree attached to this node is implemented
in hardware (Fig. 3, column a). Since we also want to regroup in-
structions together to form new FUs, to each statement1 correspond
two additional boolean values that permit the creation of groups of
adjacent instructions (Fig. 3, column b). The ﬁrst value indicates if
a new group has to be created and, in that case, the second value in-
dicates if the whole group has to be implemented in hardware (i.e.
to create a new FU).
The complete genome of the program is then formed by the con-
catenation of the genomes of the single nodes. An example of a
program tree with its associated genome is represented on Fig. 4,
which depicts the different possible groupings and the representa-
tion of the data the algorithm works with.
1Statements are assignments, for, while, if, function calls. . .
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Figure 4: Creation of groups according to the genome.
3.3 Genetic operators
3.3.1 Selection
The GA starts with a basic population composed of random indi-
viduals. For each new generation, individuals are chosen for repro-
duction using rank-based selection with elitism. In order to ensure
a larger population diversity, part of the new population is not ob-
tained by reproduction but by random generation, allowing a larger
exploration of the search space.
3.3.2 Mutation
A mutation consists in inverting the binary value of a gene. How-
ever, as a mutation can affect the partitioning differently, depending
on where it happens among the genes, different and parameteriz-
able mutation rates are deﬁned for the following cases:
1. A new functional unit is created;
2. An existing functional unit is destroyed. The former hard-
ware group is then implemented in software;
3. A new group of statements is created or two groups are merged
together.
Using different mutation rates for the creation and the destruction
of functional units can be very useful. For example, increasing the
probability of destruction introduces a bias towards fewer FUs.
3.3.3 Crossover
Crossover is applied by randomly choosing a node in each par-
ent’s tree and by exchanging the corresponding sub-trees. This cor-
responds to a double-point crossover and it is used to enhance the
genetic diversity of the population.
3.4 Determining hardware size and execution
time
Computing hardware size and execution time is one of the key
aspects of the algorithm, as it deﬁnes the ﬁtness of an individual.
Different techniques exist to determine these values, for example in
[9] or in [19]. The method we chose to use is based on a very ﬁne
characterization of each hardware elementary building block of the
targeted hardware platform. In the current implementation we use a
Virtex II ﬁeld-programmable gate array (FPGA), which is a pro-
grammable chip containing logic elements that can be conﬁgured
to act like processors or other digital circuits.
The characterization of each of these building blocks that con-
duct very simple logical and arithmetic operations (AND, OR, +,
. . . ) allows then to arrange them together to elaborate more com-
plex operations that form new FUs in the Move processor. For ex-
ample, it is possible to reduce the execution of several software in-
structions to only one clock cycle by chaining them in hardware as
depicted on Fig. 5 (note that the shift operation used in the example
is “free” (no slices2 are used) in hardware because only wires are
required to achieve the same result). This simple example shows
the principles of how the basic blocks are chained and how hard-
ware size and execution time are predicted.
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Figure 5: Hardware time and size estimation principle of a soft-
ware instruction.
The basic blocks’ size and timing metrics have been determined
using the Synplify Pro synthesis solution coupled, in some cases,
with the Xilinx place-and-route tools. Thus, we have obtained the
number of slices of the FPGA required to implement each block
and the length of the critical path of each basic block. Because this
characterization mostly depends on the architecture targeted and on
the software used, it has to be redone for each different hardware
platform targeted.
This very detailed characterization permitted us to take into ac-
count a wide range of timings, from sub-cycle estimates for com-
binational operators to multi-cycle, high latency operators such as
pipelined dividers for example. Area estimators were built using
the same principles. Using these parameters, determining size and
time for each sub-tree is then relatively straightforward because
only two different cases have to be considered:
1. For software sub-trees, the estimation is done recursively
over the nodes of the program tree, adding at each step the
appropriate execution time and potential hardware unit: e.g.
the ﬁrst time an add instruction is encountered, an add FU
must be added to compose the minimal processor necessary
to execute this program.
2. For hardware sub-trees, the computation is a bit more com-
plex because it depends on the position of the considered
sub-tree: if it is located at the root of a group, it constitutes
a new FU and some computation is needed. In fact, the time
to move the data to the new FU and the size of the regis-
ters required for the storage of the local variables have to
be taken into account. Moreover, as every FU is connected
to the rest of the processor using a standard bus interface, its
cost also has to be considered. Finally, if this unit is used sev-
eral times, its hardware size has to be counted only once: to
determine if the generated FU is new, its sub-trees are com-
pared to the ones belonging the pool of the already available
FUs.
2Slices are the fundamental elements of the FPGA. They charac-
terize the how much space for logic is available on a given circuit.
The name and implementation of these elements differ from one
vendor to one another.
Figure 6: Ideal ﬁtness landscape shape.
3.5 Fitness evaluation
3.5.1 A static ﬁtness function
The objective of the GA is to get the partitioning with the small-
est execution time whilst remaining smaller than an area constraint.
To achieve this, the ﬁtness function used to estimate each individual
needs to have high values for the candidates that balance well the
compromise between hardware area and execution speed. Because
we made the assumption that the basic solution for the partitioning
problem relies on a whole software implementation (that is, using
only a simple processor that contains the minimum of hardware
required to execute the program to be partitioned), we use a rela-
tive ﬁtness function. This means that this simple processor, whose
hardware size is β, has a ﬁtness of 1 and the ﬁtness of the discov-
ered solutions are expressed in terms of this trivial solution. We
also deﬁne α, the time to execute the given program on this trivial
processor. For an individual having a size s and requiring a time t
to be executed, the following ﬁtness function can then be deﬁned:
f(s, t) =
α
t
· β
s
If s ≤ hwLimit
(log (s− hwLimit) + 1)−1 otherwise
where hwLimit is the maximum hardware size allowed to imple-
ment the processor with the new FUs deﬁned by the partitioning
algorithm.
The ﬁrst ratio appearing in the top equation corresponds to the
speedup obtained with this individual and the second ratio corre-
sponds to its hardware size increase. Therefore, the following be-
haviour can be achieved: when the speed increase obtained during
one step of the evolution is relatively bigger than the hardware in-
crease needed to obtain this new performance, the ﬁtness increases.
In other words, the hardware investment for obtaining better perfor-
mance has to be small enough to be retained.
3.5.2 A dynamic ﬁtness function
One drawback of the static ﬁtness function is that it does not nec-
essarily use the entire available hardware. As this property might
be desirable, particularly when a given amount of hardware is avail-
able and would be lost if not used, we introduce here a dynamically
weighted ﬁtness function that can cope with such situations. In fact,
we have seen that the static ﬁtness function increases only when the
hardware investment is balanced by a sufﬁcient speedup.
To go further, our idea is to push evolution towards solutions that
use more hardware by modifying the balance between hardware
size and speedup in the ﬁtness function. This change has to be
done only when a relatively good solution has been found, as we
do not want the algorithm to be biased towards solutions with a
large hardware cost at the beginning of the evolution.
To achieve this goal, a new dynamic parameter is added to the
static ﬁtness function and permits more expensive blocks to be used
as good solutions are found. For an individual having an hardware
size of s, we ﬁrst compute the adaptive factor k using the following
equation:
k =
hwLimit− s
hwLimit
We then compute the individual ﬁtness using that adaptive factor in
the a reﬁned ﬁtness function:
f(s, t) =
α
t
· (k · β
s
− k + 1) If s ≤ hwLimit
(log (s− hwLimit) + 1)−1 otherwise
where α, β, and hwLimit have the same meaning as in the
static function. Thus, we obtain the ﬁtness landscape shown on
Fig. 6, which clearly shows the decrease of the ﬁtness when a given
hwLimit (on the example given, about 19000) is exceeded. The
ﬁgure also clearly shows the inﬂuence of the k factor which is re-
sponsible for the peak appearing near the hwLimit.
4. AN HYBRID GENETIC ALGORITHM
All the approaches described in the introductory section work at
a speciﬁc granularity level3 that does not change during the code-
sign process, that is, these partitioners work well only for certain
types of inputs (task graphs for example) but cannot be used in
other contexts. However, more recent work [10] has introduced
techniques that can cope with different granularities during the par-
titioning. Because of the enormous search space that a real-world
application generates, it is difﬁcult for a generic GA such as the
one we just presented to be competitive against state-of-the-art par-
titioning algorithms. However, we will show in the rest of this sec-
tion that it is possible to hybridize (in the sense of [16]) the pre-
sented GA to considerably improve its performance.
4.1 Leveling the representation via hierarchi-
cal clustering
One problem of the basic GA described above lies in the fact that
it implicitly favors the implementation in hardware of nodes close
to the root. In fact, when a node is changed to hardware its whole
sub-tree is also changed and the genes corresponding to the sub-
nodes are no longer affected by the evolutionary process. If this
occurs for an individual that has a good ﬁtness, the evolution may
stay trapped in a local maximum, because it will never explore the
possibility of using smaller functional units within that hardware
sub-tree.
The solution we propose resides in the decomposition of the pro-
gram tree into different levels that correspond to blocks in the pro-
gram4, as depicted on Fig. 7. Function calls have the level of the
called function’s block and a block has level n + 1 if the high-
est level of the block or function calls it contains is n, the deepest
blocks being at level 0 by deﬁnition. These levels represent in-
teresting points of separation because they often correspond to the
3Function level, control level, dataﬂow level, instruction level. . .
4Series of instructions delimited by brackets
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Figure 7: Levels deﬁnition.
most computationally intensive parts of the programs (e.g. loops)
that are good candidates for being implemented in new FUs.
The GA is recursively applied to each level, starting with the
deepest ones (n = 0). To pass information between each level,
the genome of the best individual evolved at each level is stored. A
mutated version of this genome is then used for each new individual
created at the next level.
This approach permits to construct the solution progressively by
trying to ﬁnd the optimal solution of each level. It gives priority
to nodes close to the leaves to express themselves, and thus good
solutions will not be hidden by higher level groups. By examin-
ing the problem at different levels we obtain different granularities
for the partitioning. As a result, with a single algorithm, we cover
levels ranging from instruction level to process level (cf. [10] for a
deﬁnition of these terms). This speciﬁc optimization also dramat-
ically reduces the search space of the algorithm as it only has to
work on small trees representing different levels of complexity in
the program. By doing so, the search time is greatly reduced while
preserving the global quality of the solution.
4.2 Pattern-matching optimization
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Figure 8: Candidates for pattern-matching removal.
Figure 9: Exploration during the evolution.
A very hard challenge for evolution is to ﬁnd reusable functional
units that can be employed at different locations in a program. Two
different reasons explain this difﬁculty, the ﬁrst being that even if a
block could be used elsewhere within the tree, the GA has to ﬁnd it
only by random mutations. The second reason is that it is possible
that, although one FU might not be interesting when used once,
it would become so when reused several times because the initial
hardware investment has to be made only once.
To help the evolution to ﬁnd such blocks, a pattern matching
step has been added: every time a piece of code is transformed in
hardware, similar pieces are searched in the whole program tree
and mutated to become hardware as well. This situation is depicted
on Fig. 8: starting from an implementation using one FU (Fig. 8.a),
this step searches for candidates sub-trees that show a structure sim-
ilar to the existing FU. A perfect match is not required: variables
values, for example, are passed as parameters to the FU and can
differ (Fig. 8.b). Finally, the software sub-tree is simply replaced
by a call to that FU (Fig. 8.c). Reusability is thus greatly improved
because only one occurrence of a block has to be found, the others
being given by this new step.
4.3 Non-optimal block pruning
Another help is given to the algorithm by cleaning the best indi-
vidual of each generation. This is done by removing all the non-
optimal hardware blocks from the genome. These blocks are de-
tected by computing, for each block or group of similar blocks, the
ﬁtness of the individual when that part is implemented in software.
If the latter is bigger or equal than the original ﬁtness, it means that
the considered block does not increase or could even decrease the
ﬁtness and is therefore useless. The genome is thus changed so that
the part in question is no longer implemented as a functional unit.
This particular step, could be considered as a cleaning pass, was
added to remove blocks that were discovered during evolution but
that were not useful for the partition.
5. EXPERIMENTAL RESULTS
To show the efﬁciency of our partitioning method we tested it
on two benchmark programs and several randomly-generated ones.
The size of the applications tested lies between 60 lines for the
DCT program, which is an integer direct cosine transform, and 300
lines of code for the FACT program, which factorizes large integer
in prime numbers. The last kind of programs tested are random
generated programs with different genome sizes. The quality of
our results can be quantiﬁed by means of the estimated speedup
and hardware increase. The speedup is computed by comparing
the software-only solution to the ﬁnal partition and the hardware
increase represents the number of slices in the VIRTEX-II 3000
that have to be added to the software-only solution to obtain the
ﬁnal partition.
Figure 10: Best individual trace along with the explored ﬁtness
landscape
Fig. 9 depicts the evolution, using 40 iterations per level, of 30
individuals for the FACT program. A maximum hardware increase
of 20% has been speciﬁed. We can see that the exploration space
is well covered during evolution. Fig. 10 shows the coverage of the
ﬁtness landscape during evolution along with the best individual
trace for the same program.
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Figure 11: Evolution results on various programs (mean value
of 500 runs).
Figure 11 sums up the experiments that have been conducted to
test our algorithm. Each ﬁgure in the table represents the mean of
500 runs. It is particularly interesting to note that all the results
were obtained in the order of a few seconds and not minutes or
hours as it is usually the case when GAs are involved and that the
algorithm converged to very efﬁcient solutions during that time.
Unfortunately, even if the domain is the source of a rich litera-
ture, a direct comparison of our approach to others seems very dif-
ﬁcult. Indeed, the large differences that exist in the various design
environments and the lack of common benchmarking techniques
(which can be explained by the different inputs of HW/SW parti-
tioners that may exist) have already been identiﬁed in [13] to be a
major difﬁculty against direct comparisons.
6. CONCLUSIONS AND FUTURE WORK
In this article we described an implementation of a new parti-
tioning method using an hybrid GA that is able to solve relatively
large and constrained problems in a very limited amount of time.
However, albeit our method is tailored for a speciﬁc kind of pro-
cessor architecture, it remains general and could be used for almost
every embedded system architecture with only minor changes.
This work was done in the context of the development of an au-
tomatic software suite for bio-inspired systems generation in which
Move processors would be used as ontogenetic processors that could
be assembled from different buildings blocks. In this paper, we pre-
sented a method to automatically generate such blocks (i.e. FUs).
The usage of a dynamically-weighted ﬁtness function introduced
some ﬂexibility in the GA and permitted to closely meet the con-
straints whilst maintaining an interesting performance. By using
several optimization passes, we reduced the search space and made
it manageable by a GA. Moreover, the granularity of the partition-
ing is determined dynamically rather than ﬁxed before execution
thanks to hierarchical clustering. The different levels determined
by this technique constitute thus problems of growing complexity
that can be handled more easily by the algorithm.
The results presented here, as well as those of others groups, who
have shown that HW/SW partitioning can be successfully used for
FPGA soft-cores [14], encourage us to pursue our research in or-
der to address the unresolved issues of our system: for example,
although the language in which the problem has to be speciﬁed
remains simple, we are currently working on an automatic con-
verter for C which would give us the opportunity to directly test
our method on well-known benchmarking suites.
Future work within the project calls for two main axes of re-
search. On one hand it would be interesting to introduce energy as
a parameter for the ﬁtness function in order to optimize the power-
consumption of the desired embedded circuit. On the other hand,
we are also exploring the possibility of automatically generating
the HDL code corresponding to the extracted hardware blocks, a
tool that would allow us to verify our approach on a larger set of
problems and also on real hardware.
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